Comparison of 130 nm Technology 6T and 8T SRAM Cell Designs for Near-Threshold Operation
Abstract
Power consumption is an important aspect of almost any electrical device design. Near-Threshold Computing (NTC) is a voltage scaling technique that makes it possible to reduce the power consumption of CMOS devices with the cost of speed and reliability. We are using NTC to design low-power cache memory circuit for a low-performance sensor-based system. Caches consume noteworthy portions of power and area of this kind of systems, and therefore reducing their power consumption has a meaningful impact on the overall power consumption of the whole system. In this paper, 8T SRAM and 6T SRAM memory cells are compared in order to establish guidelines for choosing SRAM cell constructions for NTC systems. 8T SRAM is traditionally concerned as a more reliable memory cell, but we have managed to design 6T SRAM which executes read operation with an acceptable reliability; read being the most vulnerable operation of conventional 6T SRAM cell. Also, our 6T SRAM cell has 31% smaller area and smaller power consumption.
Citation
M. Kutila, A. Paasio and T. Lehtonen, “Comparison of 130 nm technology 6T and 8T SRAM cell designs for Near-Threshold operation,” 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), College Station, TX, 2014, pp. 925-928, doi: 10.1109/MWSCAS.2014.6908567.
Link
https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6908567&isnumber=6908326